



08/486005

1

08/486005

FOCAL PLANE ARRAY IMAGING DEVICE  
WITH RANDOM ACCESS ARCHITECTURE

*Ins. A* →

Background of the Invention

Field of the Invention

The present invention relates to a focal plane array imaging device. More particularly, the present invention relates to an imaging device of the focal plane array type which may be employed for visible light, for infrared radiation, or for electromagnetic radiation of other frequencies. The device includes an architecture which allows individual image elements, or pixels, of the device to be randomly accessed individually or in groups. Consequently, the pixels of the device may be scanned individually row by row like a conventional focal plane array imaging device, or the pixels may be accessed individually or in groups to define one or more windows on the array in which an image or images of interest are located. Additionally, the present device allows time-integration at the pixels themselves of a signal originating with electromagnetic radiation from a source which is to be imaged. Thus, low-level image sources which might otherwise be difficult to distinguish from background noise or which would require specialized signal processing may be imaged conveniently with the present imaging device. Also, the time integration feature allows the sensitivity of the array to be dynamically varied and to be different in different windows on the array to accommodate the photovoltaic charge-producing sensitivity of a photoreceptor of the pixels with the particular level of radiation received from particular sources imaged within the different windows on the array.

30 Discussion of Related Technology

Conventional focal plane array imaging devices both for visible light, and for other portions of the electromagnetic spectrum, have been known for some time.

2

These devices are generally of the charge-coupled type or of the direct-injection type. For purposes of convenience and simplicity in description hereinafter, the term "light" or "light-responsive", and other such terms, 5 should be understood to refer to the electromagnetic spectrum in general, and may include both infrared, and ultra-violet radiations, and other frequencies in addition to visible light.

These known conventional focal plane array imaging 10 devices currently are fabricated as arrays of light-responsive elements, or pixels, as thin-film devices generally in a rectangular array of photo-responsive receptors on the face of a semiconductor substrate. The devices are fabricated using conventional thin-film, and 15 other currently-known semiconductor fabrication techniques.

Importantly, all known conventional imaging devices of the focal plane array type are based on an architecture which requires the pixels of the device to be accessed in 20 serial order. That is, the image signal from the pixels is fed out of the imaging device as an analogue or digital data stream representing light levels incident on the pixels individually in a row by row scan of the array. Generally this scan starts at one corner of the 25 rectangular array and proceeds across the row of pixels individually, preceding subsequently across the next or adjacent row of pixels. Of course, scanning every other row of the array with the scan rate being such that two such partial scans of alternate rows are completed in the 30 same time as would be required for a complete scan of adjacent rows is also known to reduce the flicker of a video image (interlacing). With either type of scanning, this type of serial image output signal indicative of a pixel scan is long-familiar from the television 35 technology.

Unfortunately, when it is desired to concentrate attention on a stationary or moving image which resides in

a particular part of the image array and occupies a comparatively small portion of the array, a large part of the serial information in the signal stream is of little or no interest. That is, after the last portion of the  
5 serial signal stream which includes information about an image of interest is received, almost the entire remaining portion of the array scan (or scan of interlacing alternate rows) must be completed before the scan will return to the area of the array which is of particular  
10 interest. Thus, time is lost in acquiring image information from the part of the array which is of most interest. This time loss is the case even is signal acquisition circuitry is employed to acquire and concentrate attention on (i.e., create a window of image  
15 out of) the array signal stream.

When it is desired to acquire an image of an image source which is fast-moving or of a low-level source, or both, then the time lost in scanning the entire array, including those areas of the array where image information  
20 of little or no interests is located, is a great detriment. This time loss can result, for example, in loss of the image source from the field of view of the imaging system, in confusion of background noise sources for the image source of interest, or both.

25 One conventional expedient is to simply increase the scanning rate at which the pixels of an imaging device are accessed. This increase of scanning rate results in the scan returning to the area of the array which is of interest more quickly and with less loss of time between  
30 scans of the interesting area. However, when the image to be generated is digitized, the analogue-to-digital converters (digitizers) themselves have a finite settling time which limits the rate at which the array can be scanned. The conventional solution to this lack of speed  
35 in array scanning is to use plural digitizers in parallel. In this architecture, each of the plural digitizers in sequence is supplied with a portion of the analogue data

stream, and is then interrogated for its portion of the resulting digital signal after the digitizer has had time to settle. With the digitizers sharing the load, doubling the scanning speed requires double the number of 5 digitizers. Of course, it is easily seen that this conventional expedient itself has limitations with respect to the cost and complexity of the overall imaging system. As the rate of pixel scanning increases, the number of digitizers required becomes prohibitive.

10 On the other hand, when it is desirable to image a low-level image source, another limitation of conventional image devices with serial scanning becomes apparent. That is, the sensitivity of the image pixels to the incident radiation from the source cannot be conveniently increased 15 beyond the inherent photovoltaic charge-producing sensitivity of the photodetectors themselves. This sensitivity of the photodetectors is limited because each pixel must not saturate under ordinary operating conditions in the time between scans. With this 20 limitation on the sensitivity of the photodetectors of conventional imaging devices, it is apparent that when a low-level source is to be imaged, the array is low in sensitivity. Thus, the image of a low-level image source may be very difficult to distinguish from the background 25 noise which is also incident on the array.

This problem of a comparatively inflexible image intensity range or sensitivity also manifests itself in image blooming when the conventional arrays are employed to image a high-level source. The image pixels saturate 30 and flood signal onto adjacent pixels so that the output image grows and the true image is lost. That is, the imaging device is unable to differentiate the image of the source from the blooming of signal cascading across the array from saturated pixels. In this case also, the image 35 of interest may be lost from the imaging system because of shortcomings in the imaging array itself.

Summary of the Invention

In view of the above, the present invention has as a primary object the provision of an imaging array which allows random access to the individual pixels, or groups 5 of pixels, in the array;

It is an additional object for the present invention to provide such an imaging device which provides for windowing on the array.

Another object for the present invention is to 10 provide an imaging array which allows a time-integration function to be performed at the pixels of the array itself for imaging both high-level and low-level image sources;

Yet another object of the present invention is to 15 provide such an imaging device which allows varying time-integration of image light on each window of the array.

Still another object for the present invention is to provide such an imaging device with a convenient way of preventing saturation of the pixels and image blooming under all imaging conditions.

20 In view of the above, the present invention provides an imaging device including a semiconductor substrate, plural light-responsive image elements defined in an array on the substrate, and means for randomly accessing the image elements individually or in groups of less than the 25 full plurality of elements on the array.

Additionally, the present invention provides such an imaging device further including means for allowing a variable time integration of light flux incident on each pixel of the imaging array.

30 Still further, the present invention provides such an array with structure preventing blooming of the image on the array in the event that a high level image is incident on the array.

Yet further, the present invention includes means for 35 allowing a "snap shot" of the image incident on the array to be taken which holds at each pixel of the array a value indicative of the light flux on the pixels during a time

integration period of the "snap shot".

The above and additional objects and advantages of the present imaging device will appear from a reading of the following description of a particularly preferred 5 exemplary embodiment of the invention taken in conjunction with the following drawing Figures.

Brief Description of the Drawing Figures

Figure 1 provides a plan view of an imaging device 10 embodying the present invention;

Figure 2 is a schematic representation of a pixel of the imaging device seen in Fig. 1;

Figs. 3 and 4 are schematic block-diagram representations of image signal acquisition and processing 15 circuitry of the imaging device seen in Fig. 1;

Fig. 5 is a schematic representation of image signal processing circuitry seen also as part of the block diagram of Fig. 4;

Fig. 6 is block diagram representation of an imaging 20 system including the imaging array and signal acquisition and processing circuitry depicted in the preceding Figures;

Fig. 7 provides an exemplary schematic cross sectional view of the array portion of the imaging device 25 seen in Fig. 1, taken at a pixel thereof;

Fig. 8 provides a timing diagram for the pixel seen in Fig. 2; and

Figure 9 presents a schematic representation like Figure 2, but depicting a pixel of an alternative 30 embodiment of the invention.

Description of a Preferred Embodiment of the Invention

Viewing Fig. 1, an imaging device 10 includes an array 12 formed on a substrate 14. The substrate 14 is 35 mounted on a base, generally referenced with the numeral 16, along with other circuitry and interconnection traces and connectors, to be described. Also carried upon the

base 16 adjacent respective side edges 18 and 20 of the substrate 14, are respective decoding and latching circuits, referenced with the numerals 22 and 24. A multitude of fine-dimension conductive traces, which are generally referenced with the numerals 26 and 28, respectively connect the array 12 with the circuits 22 and 24. Also connected with the array 12 by a plurality of traces, referenced with the numeral 30, is a control circuit, which is referenced with the numeral 32. This control circuit 32 performs power supply, signal acquisition and processing functions, as well as other functions which will be further explained hereinbelow. Interconnect structures, generally referenced with the numerals 34 and 36, connect the decoding and latching circuits 22 and 24 with the control circuit 32. This control circuit 32 also has connection with connector pads 38 located at a side edge of the base 16 for receiving power and command signals, as well as for providing image output signals, as will be further described.

Viewing now Figures 1 and 2 in conjunction, it is seen that the array 12 includes a large number of substantially identical image elements, or pixels, generally referenced with the numeral 40. By way of example only, and not as a limitation on the invention, the array 12 may include a rectangular array of 200 x 200 pixels (40,000 pixels) each of twenty microns square shape, and located in adjacent rows and columns on a thirty micron pitch. Alternatively, the array 12 may include, for example, a rectangular array of 128 x 128 pixels (16,384 pixels) each of thirty microns square shape and located in adjacent rows and columns on a pitch of substantially 40 microns. Other numbers of pixels and array shapes are equally possible, as will be apparent to those ordinarily skilled in the pertinent arts. For example, it may be desirable to have the array 12 of hexagonal shape and to include a multitude of pixels themselves of triangular or hexagonal shape, for example.

The geometric arrangement of the array 12, and of the pixels defined on the array, is not critical to the present invention. Consequently, the rectangular (square) shape of the array 12 of the depicted and described 5 exemplary embodiment of the invention is a convenience only, and is not a limitation on the invention.

Figure 2 provides a schematic representation of an exemplary individual pixel 40 of the array 12. This pixel 40 includes a photodiode 42 connected to a charge 10 integrating storage capacitor 44 by an n-channel field-effect transistor (FET) 46. The gate bias on transistor 46 is controlled by a conductive trace 48 extending across the array 12 with branch connection to the gate of the FET 46. The trace 48 connects to all of the pixels 40 in a 15 row across the array 12, and similar connected traces connect to each of the rows of the pixels 40 up and down the array 12 so that the analogue bias voltage on the transistors 40 of each pixel in the array 12 is common or the same throughout the array. For purposes of 20 identification, the signal on trace 48 is identified as "Vipgate". Because the FET 46 is an N-channel device, it is not conductive with a zero bias voltage applied thereto, and becomes more conductive with increasing bias voltage.

25 Similarly, the cathode of the photodiode 42 is connected to a conductive trace 50 with branch connections which is identified with the signal "Vdbi". The signal "Vdbi" is the common cathode bias voltage of all of the photodiodes 42 in the array 12, and similar traces connect 30 all the pixels in each row throughout the array 12. Still similarly, the positive plate of the capacitor 44 is branch connected to a trace 52 having an analogue signal value of "Vdda" thereon. This signal "Vdda", like a reference signal "Vssa" carried on a conductive trace 54, 35 is an analogue voltage level common to all of the pixels on the array 12.

In order to access the individual pixel 40 seen in

Fig. 2, a pair of exemplary address traces 56 and 58 respectively extend vertically and horizontally across the array 12. Each pixel in the column of pixels above and below the pixel 40 seen in Fig. 2 is connected with the 5 trace 56. And each pixel in each column of pixels on the array 12 is connected to a respective similar address trace for that column. The connectors to the respective address traces for the multitude of columns of pixels on array 12 are seen in Fig. 1 referenced with the numeral 10 26. In like fashion, the traces 58 connect to each pixel in each row of pixels on the array 12. That is, each row of pixels on the array 12 has a respective address trace. These traces are connected by the connectors seen on Fig. 1 referenced with the numeral 28.

15 Traces 56 and 58 are connected to respective input contacts 60 and 62 of an "nor" gate 64 the inverting output 66 of which connects to the gate 68 of a FET 70. This FET 70 functions as a switch and connects the negative plate of the capacitor 44 with the trace 54 20 carrying signal "Vssa". The negative plate of capacitor <sup>44</sup><sub>36</sub> is also connected to the gate 72 of a FET 74 which is in series with another FET 76 connecting the signal line 54 with signal "Vssa" thereon to a trace 78 designated to carry the signal identified as "CCVL". This latter signal 25 acronym stands for "common column video line", and will be seen to be the image output signal from respective individually addressed pixels in the array 12. The gate 80 of transistor 76 is connected to trace 56 so this transistor functions as a switch and is off or open when 30 trace 56 carries a logic low or zero voltage signal, and turns on or closes when the logic signal on trace 50 goes logic high.

Further considering now Figures 1 and 3, the decoder and latch circuit 22 is seen to include a column select 35 decoder, referenced with the numeral 82, which receives a digital column address, as is indicated by arrow 84, identified with the acronym, "ADDCLM". This decoder 82

includes a number of outputs 86 which individually correspond to the columns of pixels in array 12, and one of which receives a column select signal responsive to the address 84. Each of the outputs 86 of decoder 82 connects 5 with a respective column address latch. An exemplary column select latch 88 is depicted in Fig. 3, and receives the particular column select output 86 from the decoder 82. This latch 88 outputs a column select hold signal, as is indicated by arrow 90. A clocked buffer 92 receives 10 the column select hold signal 90 from latch 88, along with a clocked precharge signal, "CLKPC", which is indicated by arrow 94. As is indicated schematically within the buffer 92, this output buffer performs the function of an "nand" gate so that a column access signal, indicated by arrow 96 15 is output to the respective trace 56 when both the column select hold signal 90, and clocked precharge signal 94 are logic low.

Each of the outputs 86 of the decoder 82 is similarly provided with a respective column select latch, column 20 select output buffer, and connection (via one of the connectors 26) to a respective column of pixels on the array 12. When the clock precharge signal 94 goes logic low, the column access signal also goes logic low, and a reset command is provided by control circuit 32 to the 25 column select latch 88 (as is indicated by arrow 98) in preparation for a new column select output 86 from decoder 82 responsive to a next successive column address 84.

Figures 4 and 5 in conjunction show that the decoder and latch circuit 24 includes a pair of parallel decoders, 30 referenced with numerals 100 and 102, each with an associated latch, respectively referenced with the numerals 104 and 106. The decoder 100 receives a digital row reset address, indicated with arrow 108, and referred to with the acronym, "ADDRST". Similarly, decoder 102 35 receives a digital row select address, indicated by arrow 110, and referred to with the acronym, "ADDROW". Each of these decoders 100, 102 has a number of outputs

corresponding to the number of rows of pixels in array 12, and each associated with a respective latch for holding the output corresponding to a row address (either for row reset or row selection, respectively). The latches 104, 5 106 similarly have a number of outputs corresponding to the number of rows of pixels in array 12, and each outputting a respective row reset signal, or row select signal, respectively indicated by arrows 112 and 114.

These row reset (112) and row select (114) outputs 10 from the latches 104 and 106 are connected to a respective multitude of row reset/select output buffers corresponding in number also to the number of rows of pixels in array 12. An exemplary one of the row reset/select buffers 116 is depicted in Fig. 4, and as is schematically indicated, 15 functions as an "AND" gate 118 in series with an "OR" gate 120. The "AND" gate 118 at one input terminal receives the row reset signal 112, and at its other terminal receives the row select signal 114. The output of "AND" gate 118 is connected to the "OR" gate 120, which also 20 receives a signal indicated with arrow 122, and identified with the acronym, "RSTDID". This output buffer 116 has connection for an output signal, as is indicated by the arrow 124, to the trace 58 for a respective one of the rows of pixels 40 on array 12. Recalling Fig. 1, the 25 plurality of individual connections from the decode and latch circuit 24 to the rows of pixels on array 12 are collectively indicated with the numeral 28.

Because of the connection of each reset/select buffer 116 with each of the decoder and latch pairs (100,104) and 30 (102,106), two rows of pixels on the array 12 may be accessed simultaneously for purposes of resetting one pixel in the row identified with the address, "ADDRST", and for simultaneously accessing the image information contained in one pixel in the row of pixels identified 35 with the address, "ADDROW". Each of these pixels will be in the same column of pixels, the column of pixels selected by the, "ADDCLM" address implemented via the

decoder, latch and buffer described above with reference to Fig. 3.

The one of these two selected pixels which is not to supply image information is reset by connecting the  
5 negative plate of capacitor 44 to trace 54 carrying reference voltage signal, "VSSA", via the FET 70 under control of the NOR gate 64. That is, what ever charge has accumulated on the capacitor 44 is drained to the trace 54. After this reset event, the capacitor 44 once again  
10 begins to store charge from photodiode 42 which is produced in response to the light energy incident on this photodiode. This charge storage over time is analogous to time integration of light intensity and results in a charge stored on the capacitor 44 which is indicative of  
15 light flux on the photodiode 42. This charge storage on capacitor 44 and time integration of light intensity on the photodiode 42 will continue in the reset pixel until the pixel is again reset, or until the pixel is selected to provide image information, as explained below.

20 However, it should be understood at this time that the sensitivity of the photodiodes of the pixels 40 in array 12 is such that they would saturate their charge storage capacitors 44 under usual circumstances in a time shorter than that required to complete a scan of the array  
25 12, if this scan is conducted in the conventional row by row order. Consequently, a variable rolling reset of the pixels is implemented by serially resetting pixels a row or more in advance of and in the same columns as pixels which are being accessed for their image information.  
30 This rolling reset is variable in that the resetting pixels may be one or more rows in advance of the imaging pixels. Thus, the time required for the pixel imaging scan to reach a particular pixel after it is reset is variable and is an integer multiple of the scan time for  
35 each row. Of course, the time between the resetting of a pixel and its access for image information is the integration time during which light intensity as

represented by charge production at the photodiodes 42 is stored in the capacitors 44 as an indication of light flux. Further, when a windowing operation is carried out on the array, the resetting of pixels and their scanning 5 can be effected in a variable pattern under control of control circuit 32 in order to effect an integration time on each pixel which is selectively shorter (or conceivably even longer) than the scan time for the entire array 12. That is, because during windowing on the array, the pixels 10 of each window will be scanned at the same rate used in scanning the entire array, but only a part of the array (that within the windows) is scanned, the frame time for the windows will be considerably less than that for the entire array 12 so long as the windows occupy less than 15 the entire area of the array 12.

However, the resetting of pixels on the array 12, or in a particular window on the array, can be effected without simultaneously reading image information from other pixels on the array or in the window. That is, the 20 resetting scan of the array or the resetting scan of a window can precede the imaging scan by a time greater than the frame time for array or the window, if desired. This feature allows the time integration on the array to be variable, and to be utilized as a sensitivity adjustment 25 allowing the sensitivity of the array to be adjusted downwardly when a high-level image source is viewed, and to also be adjusted upwardly in order to image low-level sources which might not be imaged if the reset time for the integration on each pixel were limited by the scan 30 time of the array. That is, a longer time integration can be effected in order to image these low level sources. This feature is particularly important when a low level source is included in a view also including a high level source, which may also be varying (i.e., blinking, 35 flaring, or wavering, for example) in a fixed pattern. On the one hand, the pixels where the high-level source is imaged may simply not be interrogated for their image

information. Or on the other hand the pixels where a varying source is imaged may be reset in a pattern corresponding to the pattern of variation of the source, and synchronized with the distracting part of the  
5 variation cycle to exclude this part of the source image.

In order to select the one pixel of the two pixels in a column which is to provide image information, the output  
114 from latch 106 is also supplied to a corresponding multitude of pixel output buffers. An exemplary one of  
10 the pixel output buffers is indicated with the numeral 126 on Fig. 4. As is schematically indicated, these pixel output buffers 126 each function as an FET transistor, and are individually connected to the individual traces 78 carrying the image signal, "CCVL" for a particular row of  
15 pixels. In response to the outputs 96 produced in response to a column address, "ADDCLM", and an output 114 produced in response to a row address, "ADDRW", a particular pixel 40 is selected out of the array 12 to provide image information by toggling the signal on the  
20 traces 56 and 58. When the signal on trace 56 goes logic high, FET becomes conductive to conduct FET 74 to trace 78 (viewing Fig. 2). The conductivity of FET 74 is determined by the charge stored on the capacitor 44. That is, capacitor 44 is connected to the gate 72 of FET 74 so  
25 that this transistor forms an amplifier producing an analogue signal on trace 78, (that is, the signal "CCVL") indicative of the charge level stored on the capacitor 44.

Figure 8 provides a timing diagram, which during a time period t1 indicates a logic low signal on both of the  
30 traces 56 and 58 so that NOR gate 64 turns on FET 70 and discharges capacitor 44 to reset the pixel 40. During a time period t2, the signal on trace 58 is logic high so that the switch 70 is open and capacitor 44 charges in response to charge production at photodiode 42 dependent  
35 upon incident light. As discussed, this storage of charge over a time period is analogous to time integration of the light intensity on the photodiode 42 so that the stored

charge level is indicative of light flux on the photodiode. In time period t3, both of the signals on traces 56 and 58 are logic high so that switch 70 remains closed and switch 76 connects the output signal from 5 amplifier transistor 74 to trace 78 as signal "CCVL". This output signal is indicative of the stored charge on capacitor and the light flux incident on the photodiode 42 during the time integration period. During time t4, the signals on traces 56 and 58 are once again both low so 10 that the pixel is reset in preparation for another interval of time integration storing charge on capacitor 44 dependent on the light flux incident on the photodiode 42.

By simultaneously switching on the pixel output 15 buffer 126 connected to the row in which the selected pixel is located (that is, the buffer 126 connected to the trace 78 for that row of pixels), the image information from this particularly selected pixel is conducted via one of the multitude of pixel output buffers 126 to an 20 analogue image output buffer, indicated on Fig. 4 with the numeral 128 and also seen in Fig. 5. This analogue image output buffer 128 has connection with each of the plural pixel output buffers 126, as is indicated by the plural arrows 126'. However, only one pixel output buffer 126 at 25 a time connects a particular pixel to the analogue image output buffer 128. This output buffer 128 provides a load which is driven by the transistor amplifier in each pixel when a particular pixel is connected to the output buffer 128 and forms a voltage follower circuit providing an 30 output indicative of the time-integrated charge level on the capacitor 44 of the selected pixel.

That is, the analogue pixel output buffer 128 includes a pair of FET's 130 and 132 in series between conductors 134 and 136 which carry the analogue voltage 35 levels Vssa and Vdda, respectively. The FET 130 at its gate is controlled by a biasing voltage indicated as Vbias2, while the FET 132 at its gate is connected with

the signal CCVL via an interposed capacitor 138. The capacitor 138 and the incoming image signal CCVL are connected to the conductor 136 carrying voltage level Vdda via an interposed FET 140. This FET 140 is controlled at 5 its gate by an analogue biasing voltage designated as Vbias1. In order to increase the speed at which pixels may be interrogated for their image information by taking advantage of the tendency of the transistor amplifiers to respond to a signal input change in one direction faster 10 than they are able to respond to a signal input change in an opposite direction, an analogue reference voltage, "Vcmp" is provided on a conductor 142, and is connected via an interposed FET 144 intermediate of the capacitor 138 and the gate of FET 132. The FET 144 is controlled at 15 its gate by a clocked signal designated as "CLKCMP".

In order to complete the selective voltage follower circuit 128, an FET 146 is provided between the connection of the incoming CCVL signal and the capacitor 138. This FET 146 is controlled at its gate with the clocked 20 precharging signal "CLKPC". As was explained above, an advantage of the present invention is its ability to selectively exclude fixed pattern signals. One aspect of this exclusion of unwanted image signal was explained above with respect to the resetting scan of the pixels in 25 the array 12. However, the analogue image output buffer 126 also can be used to filter unwanted noise out of the analogue image stream. That is the pulsating blinking or flaring parts of a noisy image signal may be additionally excluded by selective operation of the analogue pixel 30 output buffer 128 with respect to those pixels subject to such an image source. By selective operation of the analogue image output buffer to modify its time-responsiveness to the pattern of signal changes originating with the pixels in the array 12 as they are 35 scanned at a particular scanning rate, it is possible to reduce the response of the buffer 128 to signal changes at selected frequencies. Also, because the pixels themselves

are not absolutely identical, it is possible to cancel the slight pixel-to-pixel image jitter which would result from these differences in the pixels themselves. The analogue image output buffer 128 provides an analogue signal stream indicated as, "Vout(analogue)" which includes filtered serial information of the time-integrated light intensity (light flux) which has fallen upon the scanned pixels in the time since their last previous reset and up to the time the pixels are accessed for their image information.

Figure 6 shows that the imaging device 10 also includes as part of or in association with the control circuit 32, a microprocessor 160, long term and short term memory (an EEPROM 162 and SRAM 164, respectively), a number of serially-operating analogue-to-digital converters (digitizers) 166, and the array 12. For purposes of simplicity in illustration and description of Fig. 6, the portions of the imaging device 10 depicted and described with reference to Figs. 3, 4, and 5 are represented on Fig. 6 as part of the array 12. That is, the serial stream of image information [signal, "Vout(analogue)"] from the analogue image output buffer 128 is represented on Fig. 6 as being carried on four parallel conductors 168 to each of the four digitizers 166.

While Fig. 6 illustrates the imaging device 10 as including four digitizers 166, a different number of digitizers may be used. As discussed above, the settling time of the digitizers, the desired speed of accessing image information from the pixels of an imaging device, and considerations of cost and complexity determine how many digitizers are used in a digital imaging system. Preferably, the imaging device seen in Figure 1 will include the microprocessor 160, and the memory devices 162, 164, along with the digitizers 166, as part of the control circuit 32, or these components may be located on the base 16 below the substrate 14 of array 12 and also below the part of the control circuit seen in Figure 1. The microprocessor 160, memory devices 162 and 164, and

digitizers 166, share a four-wire data bus 170 which also provides an output signal "Vout(digital)" which is the digitized equivalent of the image signal "Vout(analogue)".

Figure 6 also illustrates an example of windowing on 5 the array 12 in which a pair of windows 172 and 174 are defined on the array. In other words, the pixels of the windows 172 and 174 are scanned more frequently than the pixels of the rest of the array 12. The pixels of the rest of the array 12 outside of the windows 172 and 174 10 may not be scanned for image information at all, or may be scanned at a rate less than the scanning of the windows 172 and 174. In either case, because of the reduced number of pixels in the windows 172 and 174 in comparison to the number of pixels in the entire array 12, the 15 windows 172 and 174 may be scanned at a frame rate much greater than would be possible if the entire array 12 had to be scanned.

Figure 7 provides a schematic cross sectional view of the substrate 14 at an exemplary pixel 40. This cross 20 sectional view provides a schematic depiction of the P-type InSb substrate material 180 with a boss portion 182 carrying metallic film 184 to define a metallurgical junction 186 cooperatively defining the photodiode 42. The metallic film 184 has connection to FET 46 and 25 Capacitor 44, as is schematically illustrated, to provide an electron flow, depicted by arrow 188, in response to light flux represented with arrows 190. Those ordinarily skilled in the pertinent arts will recognize that the FET 46 and capacitor 44 will be defined within the substrate 30 14 itself, as will the conductive traces necessary to effect the depicted circuit connections. In order to provide inherent anti-blooming for the pixel 40, the substrate 14 at P-type material 180 has connection with the analogue bias voltage Vdbi, as is represented by the 35 arrow 192. In the event that the light flux 190 is intense, or above the level needed to saturate the capacitor 44 in a given charge storage time period, the

excess charge (electron flow) from diode 42 spills into the P-type material 180 of substrate 14. This spilling of excess charge is represented schematically with the arrows 194. In the P-type material 180 of substrate 14, the 5 excess charge from diode 42 is combined with the majority carriers and flows to the charge drain represented by the connection with Vdbi, as is depicted with arrow 196.

The Inventor has built and operated an array having plural pixels as depicted. Under testing with a point-10 source black body infrared light source operating at 325°K, effecting an 80% of full scale output of the illuminated pixels, these illuminated pixels had a measured response uniformity with a standard deviation of less than three percent. This uniformity of pixel 15 response shows that the blooming of the image from the pixels with high levels of illumination to those with lower levels of illumination was not occurring in the array.

Further to the above, by now the reader will 20 understand that a number of windows other than two may be defined on the array 12, and that the variable rolling reset feature and variable time integration feature may be used to image light sources in the windows (172 and 174, for example) which have differing image intensities. That 25 is, the variable rolling reset feature may be used to effect a reset and variable integration time for the pixels in window 172 which allows the pixels of this window which are receiving the greatest light flux to approach but not reach saturation in the allowed 30 integration time. This operation will result in greatest possible contrast within the window 172. On the other hand, the window 174 may be imaging a variable light source which varies periodically with period longer than that required to image the low intensity portion of the 35 variable source (i.e., the source may include a pulsation flare). In imaging of the source with window 174, the pixels of this window may be accessed for resetting such

as to exclude the flaring portion of the light source cycle, and to time integrate during the low-intensity portion of the source cycle. Those ordinarily skilled in the pertinent arts will recognize that such operation  
5 minimizes the chances of the imaging device being overloaded and swamped with incoming light so that the imaging system is blinded. Each of these functions of the imaging device 10 is under the control of the control circuit 32 including the microprocessor 160.

10 Figure 9 depicts an image element or pixel of an alternative embodiment of the present invention. In order to obtain reference numerals for use on Figure 9, features of this Figure which are analogous in structure or function to features described above are referenced with  
15 the same numeral used previously, and having a prime added thereto. Figure 9 depicts a pixel 40', which is much like the pixel of Figure 2, as is indicated by the multitude of features having primed reference numerals. The remainder of the imaging device 10' which includes the pixel 40' is  
20 the same as that depicted and described above with the exception of one additional electrical connection between the control circuit 32 and the array 12. This singular additional electrical connection will be described in connection with the description of the pixel 40' itself,  
25 and will be easily understood with regard to the remaining pixels of the entire array 12' because each pixel of the array shares in this common electrical connection.

Viewing now Fig. 9, the pixel 40' is seen to include an additional FET transistor 200 disposed between the  
30 connection of capacitor 44' with the gate 72' of transistor 74', and also between the connection of capacitor 44 to trace 54' via transistor 70'. The gate 202 of transistor 200 is connected to, and the transistor is controlled by the voltage level signal on, a trace 204 extending across the array 12'. Each of the pixels in the array 12' have a transistor 200 with its gate 202 electrically connected to the trace 204. Thus, while the

trace 204 is shown as extending across the array 12' so that each pixel 40' in the row can have connection with this trace, and the other rows of pixels in the array 12' will have connection to respective traces for each row, 5 all of which are connected with one another, such an arrangement is exemplary only. The geometric arrangement of the electrical connection to the transistors 200 on the array 12' is not critical.

Importantly, the transistor 74' at its gate 72' 10 displays an inherent capacitance, which is depicted on Figure 9 as a virtual capacitor 206. The pixel 40' in all respects can be operated just like the pixel 40 described above. During operation of the pixels 40' as described above, a logic high signal will be maintained on trace 204 15 so that the transistor 200 is conductive and appears like the "hard wired" connection of capacitor 44 to transistor 74 of Figure 2.

However, the presence of the additional transistor 200 in the pixels 40', which are all controlled in common 20 with one another, and the virtual capacitance of transistor 74', makes possible an entirely new function with the imaging device 10' including these features. This additional function might be considered a "snap shot" capability, because it allows the pixels of the array to 25 all be simultaneously reset, and to all subsequently go through an integration time period during which light flux on the photodiode 42' is indicated by a stored charge on the capacitors 44'. Recalling the timing diagram of Figure 8, providing a logic low signal on all of the 30 traces 56' and 58' simultaneously resets all of the pixels 40' in the array 12 in preparation for a concurrent time integration interval which is started by changing the signal on trace 58' to be logic high. During this time integration period, the signal on trace 204 is logic low 35 so that the pixels are not reset or read for their video information. This time integration period is analogous to shutter speed of a conventional camera, an indication of

the time during which the image recording medium or photographic film is exposed to incident light from the image scene.

At the completion of the integration time, the stored 5 charges on the capacitors 44' of the pixels of the entire array can in part be simultaneously communicated to the gates 72' of the transistors 74' by momentarily providing a logic high voltage signal on the trace 204. This logic high signal causes the transistors 200 substantially 10 simultaneously to become conductive, and to transfer charge to the virtual capacitor 206 so that the voltage level at this capacitor is indicative of the light flux on the respective pixels during the integration time period.

With the "snap shot" thus taken, the signal on trace 15 204 is returned to the logic low level and the pixels are interrogated for their video information as described above. Because the pixels can be accessed randomly, this interrogation of the pixels may be performed in any order and using all or any part of the array 12', as will be 20 clear by now. However, this interrogation of the pixels provides an output signal not indicative of the charge stored on the capacitor 44' at the time of interrogation, but indicative of the charge on the capacitor at the moment the snap shot was taken, as indicated by charge 25 stored on the virtual capacitor 206 (the inherent capacitance of FET 200). Thus, even though the pixels of the array 12' after a "snap shot" are sequentially accessed for their video information, the "snap shot" feature provides a video image as though the pixels were 30 all accessed simultaneously, or in a massively parallel fashion including the entire array 12, or that portion of the array which is of interest.

Figure 1 also illustrates an embodiment of the present invention which is particularly useful for large 35 arrays (i.e., arrays of, for example 512x512 pixels). In the case where the array 12 includes a large number of pixels a data transmission bottle neck becomes apparent.

That is, the large number of pixel addresses which must be fed into the decode and latch circuits 22, 24, and the large amount of video information to be fed out of the array 12, simply exceeds the capabilities of the connector pads 38.

Accordingly, to overcome this data transmission bottle neck, a control cache <sup>208</sup>1202 is included in the image device 10, on substrate 14. This control cache <sup>208</sup>1202 is interconnected with each of the decode and latch circuits 22, 24 by respective data busses <sup>208</sup>1204, <sup>208</sup>1206. Thus, it will be understood that the control cache <sup>208</sup>1202 is also interconnected with the microprocessor control circuit 32 via the interconnect structures 34 and 36.

Control cache <sup>208</sup>1202 performs a buffer memory function so that pixel addresses, commands for window defining, commands for time integrations, commands for pixel resetting and gain variation on the pixels, as well as for taking a "snap shot" at a particular window on the array 12, or with the entire array, etc., can be fed into the imaging device 10 using a smaller number of the connector pads 38, but at a higher clock rate. Subsequently, the control cache <sup>208</sup>1202 feeds out the pixel addresses, etc., to the decode and latch circuits 22, 24, on a first-in, first-out basis and at the clock rate of the imaging device 10. As a result, a significant number of the connector pads 38 are freed for feeding out video information and for other uses in connection with the operation of imaging device 10.

A particular advantage of the control cache <sup>208</sup>1202 becomes apparent when it is realized that on imaging mosaic may include plural imaging devices 10 in an array. Such an imaging mosaic of arrayed imaging devices 10, may have particular utility in medical applications, or in particle detectors. However, such an array of imaging devices 10 also presents a considerable challenge with respect to providing connections to the imaging devices and routing of electrical conductors of the array. The

B

24  
208

use of the control cache<sup>24</sup> allows a lesser number of conductors to serve the imaging devices, and eases this connection and conductor routing burden.

In view of the above, it is apparent that the present invention provides an imaging device which includes multiple image elements or pixels in an array. The device allows the pixels of the array to be accessed individually or in groups, and also allows a variable time-integration of light flux to be effected at the pixels themselves.

Accordingly, the imaging device allows one or more windows to be defined on the array of pixels within which the pixels are accessed to obtain image information. Also, the imaging device allows the pixels to be accessed to exclude unwanted or undesirable image information by effecting a reset of the pixels preparatory to a flux integration time and subsequent interrogation of the pixels for the desired image information. An additional advantageous aspect of the present image device is the selective time-domain filtering or cancellation of noise or unwanted image signal with a fixed pattern.

Additionally, the present image device includes structure which safeguards the imaging array in the event the array is flooded with light and allows excess charge generated in photodiodes of the array to leak off into an underlying substrate. Also, the image generated on the array is prevented from blooming or flooding across the array in the event of an excessively high signal by the combination in the array at the pixels themselves of an image charge leakage path of selected resistances. The present invention also provides a "snap shot" capability which provides a video image of the scene viewed by the imaging device in a massively parallel format. Finally, the present inventive imaging device also provides a control cache memory so that control commands can be fed to the device at a high rate using a smaller number of electrical connections to the device. This control cache facilitates arrays having a large number of pixels (i.e.,

512x512 pixels, or more), as well as the formation of a mosaic of several imaging devices in an array.

While the present invention has been depicted, described, and is defined with reference to a particularly preferred exemplary embodiment of the invention, such reference does not imply a limitation on the invention, and no such limitation is to be inferred. The invention is capable of considerable modification and variation, as will suggest themselves to those ordinarily skilled in the pertinent arts. For example, the exemplary embodiment of the invention herein depicted and described allows random access of each individual pixel on the image array. However, for some uses it may be desirable to access the pixels in groups. In this case each group of pixels, rather than each pixel, would have an associated access trace 56 and 58, with the resetting gate 64, and output toggling transistor 76 of the grouped pixels all connected together in connection with the respective access traces. The pixels in a group would each have connection with a trace analogous to the trace 78 carrying the signal "CCVL". However, the groups may include a selected number of pixels, which may be arranged in a row (e.g., a group of six pixels in a row), or in a column (e.g., six pixels in a column), or in a rectangular or square array (e.g., groups of 2 by 2 pixels for four pixels in each group) on the array 12. Thus, it is easily seen that the geometric layout of the pixels on the array may require an image output trace for each row of pixels, or only a single trace for each several rows of pixels where the groups of pixels span several rows of the array. In view of the above, the invention is intended to be limited only by the spirit and scope of the appended claims, giving full cognizance to equivalents in all respects.